ABSTRACT In this paper, a hybrid control scheme for three-phase Y-connected multilevel bridgeless rectifier (TMBR) under unbalanced input voltages is presented, based on the mathematical model of the TMBR topology, with the emphasis on the discussion for power fluctuation suppression, dc-link capacitor voltages balancing and input current zero-crossing distortion elimination. With the hybrid control scheme, the power fluctuation can be suppressed and three-phase input currents can flow with a purely sinusoidal waveform, besides, three-phase dc-link capacitor voltages can be controlled to be equal to each other under unbalanced input voltages. Moreover, the proposed hybrid control scheme is applicable to all other threephase three wire multilevel unidirectional rectifiers under unbalanced input voltages. The validity of the proposed control scheme is demonstrated by the mathematical deduction. The simulations and experimental results verify that, with the proposed control scheme, TMBR can stably operate not only under balanced input voltages but also under unbalanced input voltages.
I. INTRODUCTION
Multilevel converter presents great performances over its two-level counterparts such as lower EMI, lower voltage stress on the power switches, improved power quality [1] - [3] . Benefit from these excellent performances, multilevel converter is considered as a kind of popular and competitive topology and has been commercialized in a lot of products [4] , [5] . However, the dominant drawback of the traditional multilevel converter is that it requires a bulky and heavy multi-winding line-frequency transformer as the front stage, which occupies a large space in the system [6] . For such scenarios, the line frequency transformer-less cascaded multilevel converter (TCMC) has emerged rapidly all over the world. As is depicted in Fig.1 , bulky transformer is substituted by a cascaded H-bridge rectifier and TCMC can directly connect to the power grid without the transformer, which significantly improves the power density and efficiency of the system. Yet the large usage of the fully controlled power
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Considering that bidirectional power flux is not always necessary on many occasions, such as power supplies for driving system, wind turbine system and telecommunication system, unidirectional rectifier is usually considered as a better choice [3] , [7] . This is because the unidirectional rectifier possesses fewer fully controlled power switches with simple structure in comparison with the bidirectional rectifier, thus increasing the system reliability and cutting down the implementation costs [8] , [9] . Even though the performances of the unidirectional rectifier are well-proven, the unidirectional rectifier still is facing many challenges and its relative researches and discussions are growing in depth and width. Many efforts have been done to explore the possibilities of cascading unidirectional rectifier modules to achieve the high power high/medium voltage rectification [7] , [10] - [12] .
Reference [7] proposed the cascaded diode H-bridge rectifier topology to reduce the fully controlled power switches while the inductor is located at the DC-link, which can lead to circulating current circulates through the diode rectifier bridge and fully controlled power switches and inevitably deteriorate the power devices in the system. Hence, [11] presented a novel single-phase cascaded bridgeless rectifier topology to prevent the circulation current. The inductor is located at the input terminal and several bridgeless rectifier modules are cascaded. However, owing to the unidirectional conduction characteristics of the diodes, the cascaded bridgeless rectifier topology can only operate under lagging power factor to avoid the input current distortion. Therefore, with the aim of increasing the power factor range and avoiding the input current distortion, a hybrid singlephase cascaded rectifier composed of bridgeless modules and H-bridge modules is proposed in [12] . Bridgeless modules are used to reduce the number of fully controlled power switches and H-bridge modules can eliminate the input current distortion.
It's worth mentioning that three-phase multilevel unidirectional rectifier is more attractive since the number of power modules for three-phase multilevel rectifier is tripled in comparison with that of single-phase multilevel rectifier under the same voltage rating [12] , [13] . Therefore, TMBR was proposed in [12] and its topology is depicted in Fig.2 . Furthermore, [12] briefly mentioned that three-phase input current distortions can be eliminated by regulating the neutral-point voltage. Nevertheless, the analysis and discussions for threephase multilevel unidirectional rectifier mostly are conducted with the assumption of balanced input voltages, while the unbalanced input voltage conditions frequently occur at the input terminal, producing the second-order ripples on the DC-link capacitor voltages and even making the rectifier break down [14] . However, there are lack of related researches and analysis for three-phase multilevel unidirectional rectifier under unbalanced input voltages.
Owing to the unidirectional conduction characteristics of the diodes, traditional control scheme for three-phase multilevel bidirectional rectifier is not completely applicable to three-phase multilevel unidirectional rectifier under unbalanced input voltages. Hence, based on the topology presented in [12] , this paper presents a hybrid control scheme for three-phase Y-connected multilevel unidirectional rectifier under unbalanced input voltages. The proposed hybrid control scheme can realize power fluctuation suppression, DC-link capacitor voltages balancing and input current zero-crossing distortion elimination functionality at the same time, which never have been reported. In order to simplify the analysis, the topology of two bridgeless modules are cascaded in each arm is taken as an example to explain all the following discussions, but the analysis and conclusions are also applicable to all other three-phase multilevel unidirectional rectifiers with Y-connection.
The rest of the paper are structured as follows. In Section II, the operating principle of the TMBR topology is discussed, including the mathematical model and the input current zerocrossing distortion analysis. Furtherly, to achieve the functionality of power fluctuation suppression, DC-link capacitor voltages balancing and input current zero-crossing distortion elimination under unbalanced input voltages, the hybrid control scheme is proposed in Section III. Section IV evaluates the performance of the hybrid control scheme by means of the simulations and experimental results. Finally, the conclusions are summarized in Section V.
II. OPERATING PRINCIPLE OF TMBR TOPOLOGY
A. MATHEMATICAL MODEL OF TMBR TOPOLOGY Fig.3 illustrates the main circuit of TMBR topology and there are two bridgeless cascaded modules in each arm. e a , e b and e c are the three-phase input voltages. i a , i b and i c stand for the three-phase input currents. The fully controlled power switches in the circuit are controlled to keep the input currents flow in a sinusoidal waveform and maintain the DC-link capacitor voltages in balance. In addition, the power p in and p out represent the instantaneous power at the input terminal and at the ac terminal, respectively.
The average model of TMBR topology is shown in Fig.4 , and in the following analysis, the harmonics close to the switching frequency are neglected and only the fundamental components of voltages are considered. With the assumptions of L a = L b = L c = L, the dynamics of TMBR topology for the averaged system can be described as: The aforementioned mathematical model for TMBR topology can be transformed into α − β reference frame by Clark transformation:
Hence, the mathematical model for TMBR topology in the α − β frame are followed as where e α , e β and i α , i β represent the three-phase input voltages and three-phase input currents in the α-β frame, respectively. v α and v β stand for the voltage space vector in the α-β synchronous frame, respectively.
B. INPUT CURRENT ZERO-CROSSING DISTORTION ANALYSIS
Supposing that three-phase input voltages are in phase with their respective input currents and TMBR topology operates under unity power factor, Fig.5 depicts the relationship between the input current and the fundamental voltage components of the TMBR topology in Phase x. Note that in nominal conditions, the average neutral point voltage u ON is equal to zero and the average pole voltage u xO (x = a, b, c) is employed to control the three-phase input currents operate under required power factor. As is depicted in Fig.6 , during the period of θ x , the polarity of input current i x is required to be opposite to that of the reference pole voltage u * xO . However, because of the unidirectional characteristics of the diodes, the polarity of u xO cannot be opposite to that of i x . Therefore, an uncontrollable region appears, in this region, u xO is controlled to keep zero, which makes u xO cannot be used to control the actual input current i x to follow the reference current i * x . If there is no suitable control scheme that can be applied to TMBR topology, three-phase input currents will be distorted at the zero-crossing point.
C. INSTANEOUS POWER ANALYSIS OF TMBR UNDER UNBALANCED INPUT VOLTAGES
According to the traditional instantaneous power theory proposed by Akagi et al. [15] , the instantaneous input active and reactive power of the TMBR topology at the input terminal VOLUME 7, 2019 can be expressed as
However, the traditional instantaneous power theory is not suitable for three-phase circuit under unbalanced input voltages [16] . Therefore, an extended instantaneous power theory [16] , [17] under unbalanced input voltages is adopted in this paper, which can be followed as
where e α and e β lag e α and e β by a quarter of the fundamental period, respectively. i α and i β lag i α and i β by a quarter of the fundamental period, respectively. In the same way, the instantaneous active and reactive power of the TMBR topology at the ac terminal can be expressed as
In the steady state, the input voltages, pole voltages and input currents under unbalanced input voltages in the α-β reference frame are defined as
where E αm and E βm , V αm and V βm , and I αm and I βm are the amplitudes of input voltages, pole voltages, and input currents in the α-β frame, respectively. θ eα and θ eβ , θ vα and θ vβ , and θ iα and θ iβ represent the initial phase angles with respect to their reference frame, respectively. And ω is the fundamental angular frequency of the three-phase input voltages. In this paper, the fundamental frequency is defined as 50 Hz. In addition, the corresponding delayed voltages and currents can be described as
Substituting (8)- (13) into (6), the instantaneous input active power and reactive power under unbalanced input voltages can further be derived as [18] , [19] 
where
Similarly, the instantaneous output active and reactive power under unbalanced input voltages can be expressed as
It can be found from (14)- (18) that the instantaneous power under unbalanced input voltages can be described by the variables and their corresponding delayed variables in the α-β frame [20] . In addition, the instantaneous power is described by a combination of DC component and ripple component [21] , [22] . However, if the output power ripple component cannot be suppressed under unbalanced input voltages, the DC-link capacitor voltages will fluctuate, which can lead to the 100-HZ ripple appear on the DC-link capacitor voltages and low-order odd harmonics appear at the input terminal [23] , [24] . Moreover, the unbalanced input voltages will lead to the DC-link capacitor voltages unbalance among the arms and if the problem is not solved, the system performance will deteriorate and TMBR even works out of the stationary operation region [25] .
III. HYBRID CONTROL SCHEME UNDER UNBALANCED INPUT VOLTAGES
The hybrid control scheme for TMBR topology under unbalanced input voltages is implemented in a three-layer structure, which are, power fluctuation suppression, DC-link capacitor voltages balancing and input current zero-crossing distortion elimination. In order to realize the favorable and flexible operation, three control schemes need to coordinate with one another.
A. CONTROL SCHEME FOR POWER FLUCTUATION SUPPRESSION
According to the analysis in Section II, the DC-link capacitor voltage ripples are related to the output power ripple. In order to ensure constant active power at the input terminal and no ripple on the DC-link capacitor voltages under unity power factor, the specific control target of the proposed control scheme can be mathematically expressed as the following equations:
where P ref is the reference value of the instantaneous active power. The second equation in (19) is used to ensure no ripples in the instantaneous output active power at the ac terminal. The third equation ensures that TMBR topology operates under unity power factor at the input terminal.
Based on (19) , the reference currents can be followed as:
It should be noted that, as the current references are sinusoidal, the traditional proportional-integral(PI) controller is not suitable for tracking control, under such scenarios, adopting the proportional resonant(PR) controller to achieve the sinusoidal input current tracking control with zero error is a primary choice.
B. CONTROL SCHEME FOR DC-LINK CAPACITOR VOLTAGES BALANCING
In order to balance the DC-link capacitor voltages among the arms while avoiding the input current distortions, this paper utilizes zero-sequence voltage injection scheme [26] , [27] to exchange the power flow among the arms and balance the DC-link capacitor voltages. It should be noted that, since there is no zero-sequence path for three-phase three wire system, hence, there are no zero-sequence components in three-phase input currents.
Supposing that zero-sequence voltage is injected to the circuit, the pole voltages to the ground and the injected zerosequence voltage can be described as
where U Om and θ 0 are the amplitude and initial phase angle of the zero-sequence voltage. According to (21) , the phasor diagram of the TMBR after injecting the zero-sequence voltage is shown in Fig.7 .
The average power produced by zero-sequence voltage in each phase can be written as (23) and the total active power for each phase is followed as (24) . stand for the amplitude of the input current for each phase, respectively.
Assuming that three-phase input currents and pole voltages are balanced and symmetrical before zero-sequence voltage is injected. According to (23) , the injected zero-sequence voltage can be calculated by [27] 
Hence, the pole voltages after the zero-sequence voltage is injected can be described as:
C. CONTROL SCHEME FOR INPUT CURRENT ZERO-CROSSING DISTORTION ELIMINATION
Based on the analysis in Section II, for three-phase rectifier, the pole voltage u xO can only be in phase with the input current i x . However, from (2), it's clearly seen that the voltage between the ac terminal and the neutral point of the input voltage is u xN rather than u xO . Hence, based on Fig. 6 , at the zero-crossing point, by adjusting u NO , polarity of u xN can be opposite to that of i x . Under the circumstances, even though u xO is clamped to zero, polarity of u NO can be opposite to that of i x . In this way, u xO can still track its reference value and three-phase input currents can flow smoothly without distortions. Consequently, (27) is defined as the criterion to judge whether the input current in Phase x flows into the uncontrollable region.
If the relationship between the terminal voltage and the input current in Phase k (k = a or b or c) satisfies (27) , forcing u * kO = 0 and according to (2) , u * ON can be solved as
Hence, when the input current i k flows into the zero-crossing distortion region, the modified rules are
In this way, u * kO in Phase k is set to zero and three-phase input currents can still track their reference currents without distortions.
In addition, considering that zero-sequence voltage is injected to the circuit, hence, when the input current i k flows into the zero-crossing distortion region, the modified rules are
However, it should be noted that if zero-sequence voltage is injected, the neutral point voltage u ON needs to be controlled artificially. Hence, when the severe unbalanced input voltages occur, due to the injected zero-sequence voltage, u xO may no longer have the capability of tracing its reference value, and thus the input current zero-crossing distortion elimination scheme cannot suppress the input current distortions anymore.
IV. SIMULATION AND EXPERIMENTAL RESULTS
The dynamic and static characteristics of the hybrid control scheme are verified by a simulation model and an experimental prototype. Considering that the momentary unbalanced input voltages emulation is difficult to achieve in the real system, the simulation results demonstrate the dynamic and steady state characteristics of the proposed hybrid control scheme for TMBR topology and the experimental results further illustrate the superiority of the proposed control scheme under steady state conditions in the real system. 
A. SIMULATION RESULTS
With the aim of evaluating the characteristics of the hybrid control scheme for TMBR topology, a simulation model is built to simulate the balanced input voltages and unbalanced input voltages. Besides, the simulation results obtained with the traditional control scheme for TMBR topology are also shown for comparison. The system parameters which are used in the simulations are listed in Table 1 . The sampling frequency of the traditional control scheme and the proposed control scheme both are 10KHz. Fig.8 and Fig.9 show the diagram of the traditional control scheme and the diagram of the hybrid control scheme for TMBR, respectively. Fig. 10 shows the steady state performance with the traditional control scheme and the proposed hybrid control VOLUME 7, 2019 scheme under balanced input voltages. Fig.10(a)-(d) depict the performances with the traditional control scheme and Fig.10(e)-(h) show the performances with the proposed control scheme. It can be seen that, under balanced input voltages, the two control schemes both can achieve unity power factor and balanced DC-link capacitor voltages. However, as is depicted in Fig.10(a) , three-phase input currents with the traditional control scheme are slightly distorted at the zero-crossing point, however, as is shown in Fig.10(e) , with the proposed control scheme, three-phase input currents are sinusoidal without the zero-crossing distortions. Besides, the obvious differences are also shown in Fig.10(b) and Fig.10(f) . As is depicted in Fig.10(b) , with the traditional control scheme, u aO is clamped to zero at the zero-crossing point, while as is shown in Fig.10(f) , with the proposed control scheme, at the zero-crossing point, u aO is not clamped to zero anymore, which verifies the effectiveness of the proposed control scheme. Moreover, the input current ripples with the traditional control scheme is larger than the current ripples with the hybrid control scheme. This conclusion can also be proved by the current harmonics spectra which are shown in Fig.10(c) and Fig.10(g) , where the THDs being 1.58% with the proposed control scheme while 4.46% with the traditional control scheme. In addition, as the picture depicted in Fig.10(d) and Fig.10(h) , the peak-peak value of DC-link capacitor voltage ripples( = 6V) with the proposed hybrid control scheme is smaller than the DC-link capacitor voltage ripples( = 8V) with the traditional control scheme, which further verifies the superiority of the proposed hybrid control scheme under balanced input voltages. Fig.11 shows the dynamic characteristics with the two control schemes when there is 40% voltage dip in Phase a at 0.35s. Fig.11(a) depicts the waveform of three-phase input voltages. Fig.11(b) -(e) depict the performances with the traditional control scheme and Fig.11(f)-(i) show the performances with the proposed control scheme. As the picture depicted in Fig.11(b) and Fig.11(c) , with the traditional control scheme, the amplitudes of the three-phase input currents are different and the response time of the system is over 0.05s, in addition, the DC-link capacitor voltages cannot keep balanced and the peak-peak value of DC-link capacitor voltage ripples are approximately equal to 35V, which will deteriorate the system performance and even lead to the catastrophic failure. While as the picture depicted in Fig.11(f) and Fig.11(g) , with the proposed hybrid control scheme, the amplitudes of the three-phase input currents approximately keep the same and the response time of the system is within 0.02s, which is less than a line frequency cycle, besides, the DC-link capacitor voltages keep balanced and the peak-peak value of DC-link capacitor voltage ripples are controlled to less than 8V. Additionally, as the picture depicted in Fig.11(d) and Fig.11(e) , when the voltage dip occurs, the input power and the output power with the traditional control scheme present severe oscillations with twice grid-frequency oscillations. In contrast, with the proposed control scheme, the input power in Fig.11 (h) and the output power in Fig.11 (i) just present slight oscillations.
Additionally, in order to compare the different performances of the three control schemes of the proposed hybrid Table 2 . It's obviously that three-phase input currents are distorted with the traditional control scheme, while when the power fluctuation suppression scheme is activated, the magnitudes of the harmonic components of the three-phase input currents reduce significantly. Even though three-phase input currents with the power fluctuation suppression scheme has low THD value, the peak-peak value of DC-link capacitor voltages are very large, while when the DC-link capacitor voltages balancing scheme is activated, the DC-link capacitor voltage ripples are reduced a lot, however, the THD values of three-phase input currents increase slightly, which proves the correctness of the theoretical analysis. Further, when the input current zero-crossing distortion elimination scheme is activated, the THD and the DC-link capacitor voltage ripples are reduced again. These statistics validate the necessity of the three-layer control schemes under unbalanced input voltages.
In addition, Fig.12 gives the performance of the hybrid control scheme under different unbalanced input voltages. As is shown in Fig.12(a) and Fig.12(b) , if the percentage of Phase a voltage dipped is smaller than 90%, the THD values of three-phase input currents are less than 5% and the peak-peak value of DC-link capacitor voltages are less than 10V, which verifies that TMBR can work well under light unbalanced input voltages. While as the picture depicted in Fig.12(c) and Fig.12(d) , when the Phase a voltage increased by 50%, three-phase input currents are distorted seriously and DC-link capacitor voltages cannot keep balanced anymore. 
B. EXPERIMENTAL RESULTS
To further confirm the validity of the proposed hybrid control scheme, experimental results are presented. The traditional control scheme and the proposed hybrid control scheme both are tested under balanced and unbalanced input voltages. In addition, during the experimental tests, a three-phase programmable ac source(Chroma61703) is utilized to generate the balanced and unbalanced input voltages.
The effectiveness of the proposed hybrid control scheme is tested under balanced input voltages. Fig.13 shows the steady state performance with the two control schemes. Fig.13(b) -(d) depict the performances with the traditional control scheme and Fig.13(e)-(g) show the performances with the proposed control scheme. Fig.13(a) depicts the waveform of three-phase input voltages. As is shown in Fig.13(b) , with the traditional control scheme, three-phase input currents are slightly distorted at the zero-crossing point, however, as is depicted in Fig.13(e) , with the proposed hybrid control scheme, three-phase input currents flow in a sinusoidal waveform, which is similar to that presented in the simulation results and demonstrates the effectiveness of the proposed hybrid control scheme. Besides, it can be seen from Fig.13(c) that, with the traditional control scheme, u aO is clamped to zero at the zero-crossing point, while if the proposed control scheme is activated, u aO will not be clamped to zero at the zero-crossing point, which has shown in Fig.13(f) . Additionally, from the results in Fig.13(d) and Fig.13(g) , DC-link capacitor voltages with the two control schemes both can keep balanced under balanced input voltages. Fig. 14 shows the comparative results with the traditional control scheme and proposed hybrid control scheme when Phase a voltage dips by 40%. Fig.14(a) shows the waveforms of three-phase input voltages. Fig.14(b) -(c) depict the performances with the traditional control scheme and Fig.14(d) -(e) show the performances with the proposed control scheme. As is depicted in Fig.14(b) , when the voltage dip occurs, with the traditional control scheme, three-phase input currents are distorted seriously, while it can be seen from Fig.14(d) , with the proposed hybrid control scheme, three-phase input currents still are sinusoidal in shape and the amplitudes of the three-phase input currents are slightly increased to balance the input voltage dip. Besides, as is shown in Fig.14(c) , the DC-link capacitor voltages cannot keep balanced under unbalanced input voltages, while as is depicted in Fig.14(e) , with the proposed control scheme, DC-link capacitor voltages for each module are still maintained at the reference voltage, which further verifies the superiority of the proposed control scheme. The experimental results are in accordance with the simulation results in Fig.11 , verifying the effectiveness of the proposed control scheme under unbalanced input voltages.
V. CONCLUSION
Unbalanced input voltages introduce performance deterioration for the three-phase multilevel unidirectional rectifier by producing the second-order ripples on the DC-link capacitor voltages. However, different from H-bridge multilevel converter, there are lack of related researches and analysis for three-phase multilevel unidirectional rectifier under unbalanced input voltages. Considering the unidirectional conduction characteristics of the diodes, this paper proposes a hybrid control scheme for three-phase multilevel unidirectional rectifier, which can be utilized to suppress power fluctuation, balance DC-link capacitor voltages and eliminate zero-crossing distortion. All calculations are implemented in the stationary frame without the d-q frame. A series of simulation results and experimental results are given in this paper. His current research interests include high power multilevel converters, highfrequency soft-switching converters, and power electronics in smart grid. VOLUME 7, 2019 
